Hybrid compiler and microarchitecture technique for cache traffic optimization | IEEE Conference Publication | IEEE Xplore