Load and logic co-optimization for design of soft-error resistant nanometer CMOS circuits | IEEE Conference Publication | IEEE Xplore