On transistor level gate sizing for increased robustness to transient faults | IEEE Conference Publication | IEEE Xplore