Power-balanced self checking circuits for cryptographic chips | IEEE Conference Publication | IEEE Xplore