Test generation methodology for high-speed floating point adders | IEEE Conference Publication | IEEE Xplore