Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories | IEEE Conference Publication | IEEE Xplore