A verification strategy for fault-detection and fault-tolerance circuits | IEEE Conference Publication | IEEE Xplore