Improved circuitry for soft error correction in combinational logic in pipelined designs | IEEE Conference Publication | IEEE Xplore