Novel self-test methods to reduce on-chip memory requirements and improved test coverage | IEEE Conference Publication | IEEE Xplore