Fault modeling and testing of through silicon via interconnections | IEEE Conference Publication | IEEE Xplore