Temporal redundancy latch-based architecture for soft error mitigation | IEEE Conference Publication | IEEE Xplore