Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis | IEEE Conference Publication | IEEE Xplore