Cost-effective Resilient FPGA-based LDPC Decoder Architecture | IEEE Conference Publication | IEEE Xplore