A Method for Measuring Process Variations in the FPGA Chip Considering the Effect of Wire Delay | IEEE Conference Publication | IEEE Xplore