Design and evaluation of optimized router pipeline stages for network on chip | IEEE Conference Publication | IEEE Xplore