Variable partitioning and scheduling of multiple memory architectures for DSP | IEEE Conference Publication | IEEE Xplore