Bit-matrix decomposition and dynamic reconfiguration: a unified arithmetic processor architecture, d | IEEE Conference Publication | IEEE Xplore