A new reconfigurable hardware architecture for high throughput networking applications and its design methodology | IEEE Conference Publication | IEEE Xplore