Modelling programmable logic devices and reconfigurable, microprocessor-related architectures | IEEE Conference Publication | IEEE Xplore