A parallel architecture for secure FPGA symmetric encryption | IEEE Conference Publication | IEEE Xplore