Buffer-architecture exploration for routers in a hierarchical network-on-chip | IEEE Conference Publication | IEEE Xplore