Designing scalable FPGA-based reduction circuits using pipelined floating-point cores | IEEE Conference Publication | IEEE Xplore