Memory in processor-supercomputer on a chip: processor design and execution semantics for massive single-chip performance | IEEE Conference Publication | IEEE Xplore