An address dependence model of computation for hierarchical memories with pipelined transfer | IEEE Conference Publication | IEEE Xplore