An FPGA-Based Accelerator to Speed-Up Matrix Multiplication of Floating Point Operations | IEEE Conference Publication | IEEE Xplore