A Parallel Algorithm for Bayesian Network Inference Using Arithmetic Circuits | IEEE Conference Publication | IEEE Xplore