Analysis and validation of partially dynamically reconfigurable architecture based on Xilinx FPGAs | IEEE Conference Publication | IEEE Xplore