High-level synthesis techniques for in-circuit assertion-based verification | IEEE Conference Publication | IEEE Xplore