Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier | IEEE Conference Publication | IEEE Xplore