A Hybrid FPGA Model to Estimate On-Chip Crossbar Logic Utilization in SoC Platforms

A Hybrid FPGA Model to Estimate On-Chip Crossbar Logic Utilization in SoC Platforms | IEEE Conference Publication | IEEE Xplore