High-Performance Pipelined Architecture for Tree-Based IP Lookup Engine on FPGA | IEEE Conference Publication | IEEE Xplore