A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders | IEEE Conference Publication | IEEE Xplore