Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA | IEEE Conference Publication | IEEE Xplore