An Automated High-Level Design Framework for Partially Reconfigurable FPGAs | IEEE Conference Publication | IEEE Xplore