An FPGA Architecture to Accelerate the Burrows Wheeler Transform by Using a Linear Sorter | IEEE Conference Publication | IEEE Xplore