An FPGA-Based Acceleration Methodology and Performance Model for Iterative Stencils | IEEE Conference Publication | IEEE Xplore