Multi-start simulated annealing for partially-reconfigurable FPGA floorplanning | IEEE Conference Publication | IEEE Xplore