A multi-level hierarchical cache coherence protocol for multiprocessors | IEEE Conference Publication | IEEE Xplore