Parallel evaluation of a parallel architecture by means of calibrated emulation | IEEE Conference Publication | IEEE Xplore