A reliable hardware barrier synchronization scheme | IEEE Conference Publication | IEEE Xplore