Design, implementation and evaluation of parallel pipelined STAP on parallel computers | IEEE Conference Publication | IEEE Xplore