Scenario for catastrophic failure in interconnect structures under chip package interaction | IEEE Conference Publication | IEEE Xplore