Analyzing path delays for accelerated testing of logic chips | IEEE Conference Publication | IEEE Xplore