Soft error immune latch design for 20 nm bulk CMOS | IEEE Conference Publication | IEEE Xplore