Optimal design of dummy ball array in wafer level package to improve board level thermal cycle reliability (BLR) | IEEE Conference Publication | IEEE Xplore