Chip-level characterization and RTN-induced error mitigation beyond 20nm floating gate flash memory | IEEE Conference Publication | IEEE Xplore