Impact of Combinational Logic Delay for Single Event Upset on Flip Flops in a 65 nm FDSOI Process | IEEE Conference Publication | IEEE Xplore