Gate-Oxide Trapping Enabled Synaptic Logic Transistor | IEEE Conference Publication | IEEE Xplore