Design Optimization of MV-NMOS to Improve Holding Voltage of a 28nm CMOS Technology ESD Power Clamp | IEEE Conference Publication | IEEE Xplore