Data buffer performance for sequential Prolog architectures | IEEE Conference Publication | IEEE Xplore